
**Summary**

The **XRM-ADC-S4/3G** is an I/O Module which provides a single channel Analog to Digital converter with 8-bit resolution at sampling rates up to 3GHz.

The XRM is aimed at IF/Baseband Signal Sampling. An external clock source may be used or an internally generated clock can be used to provide the sampling clock. An Auxiliary I/O port is provided for use as a trigger input and general purpose signaling. An additional two ports are available for use as high-speed interconnect between boards for synchronisation.

The built-in thermal monitor allows the user to check the operating temperature of the ADC. Provided as part of the sample design is the functionality to read the temperature of the device, and software to monitor this and recalibrate the ADC if the thermal drift is sufficient. The software will also shut the ADC down if the device starts to go over the maximum operating temperature.

**Features**
**Applications:**

IF/Baseband Signal Sampling

**Front Connector I/O:**


Single ADC Input

Clock In

Clock Out

Auxiliary I/O port

Dual external synchronisation ports



**Specification**

Product Name	XRM-ADC-S4/3G
Front I/O	<p><b>Signal Input:</b> Single ADC Input  <math>f_{max} = 3\text{Gsp/s}</math>          resolution = 8-Bit          bandwidth = 30MHz to 1700MHz nominal          levels = Range1: <math>\pm 410\text{ mV}</math> nominal      Range2: <math>\pm 300\text{ mV}</math> nominal          impedance = 50 Ohm          connector = SMA SMA-L SMB SMC          Range selectable via FPGA and ADC serial port: bandwidth limited by input transmission-line transformers.          ADC 3dB bandwidth 3GHz.</p> <p><b>Note:</b> Exceeding the maximum signal limit may result in permanent degradation of converter performance.</p> <p><b>Clock In:</b> Clock In  <math>f_{clock} = 200\text{MHz}</math> to 1500MHz, single edge sampling 500MHz to 1500MHz, dual edge sampling          levels = 424 mV peak to peak (-3.5dBm) nominal,          283 mV peak to peak (-7dBm) minimum up to 1.414 V peak to peak (+7dBm) maximum at SMA connector          impedance = 50 Ohms (ac coupled)  <b>Note:</b> Exceeding the maximum voltage limit may result in permanent degradation of converter</p> <p><b>Clock Out:</b> Clock Out          impedance = 50 Ohms, ac coupled          levels = <math>\pm 400\text{mV}</math> nominal          Source: GTP or User Clock from XRC board.          Clock Rate:          20MHz to 500MHz - User clock          300MHz to 1500MHz GTP</p> <p><b>Auxiliary I/O:</b> Auxiliary I/O port          impedance = input 4k7 Ohms, dc coupled          levels = 3V3 LVTTTL or +5V TTL (factory/user selectable)</p> <p><b>Sync Ports:</b> Dual external synchronisation ports          levels = 2V5 Logic (dc coupled)          User configurable as inputs or outputs, signals direct to FPGA pins.  <b>Note:</b> signals on these connectors must be restricted to 2V5 logic otherwise damage may result.</p>
XRM2	The XRM-ADC-S4/3G is also available for XRM2 based FPGA products.
Special Functions	The XRM has built-in thermal monitoring of the ADC
Software	Example UCF, HDL files and Application software are provided with the board.
Environmental	<p><b>Temperature:</b>          Air cooled option          Operating Temperature <math>0^{\circ}</math> to <math>+55^{\circ}\text{C}</math>†          † - It is essential that sufficient air-cooling is provided, if thermal monitoring is provided on board then this should be used to shut the device down if it starts to overheat in order to reduce the possibility of damaging the devices.</p> <p><b>EMC:</b>          FCC 47CFR Part 2          EN55022 Equipment Class B</p>

**Ordering Codes**

XRM(xver)-ADC-S4/3G(con)(h)

XRM Version	xv- ar	blank=Original XRM (FPGA products up to Virtex-5), 2=XRM Version 2 (FPGA products Virtex-6 and later)
Connector Option	con	/blank=SMA (7mm standard), /SMA20= Long Barrel SMA(20mm), /SMB, /SMC
Heatsink	h	blank = No Heatsink, /HTSK-XRM-ADC-HS-1 = Heatsink Fitted