Contact

XRM2-ADC-D9/500

Summary

The XRM-ADC-D9/500 is an XRM2 I/O Module, providing two Analog to Digital converters with 14-bit resolution at sampling rates up to 500Msps.

Aimed at IF/Baseband Signal Sampling, the sampling clock can be sourced from either an external clock source or from a clock generated within the attached FPGA board. An Auxiliary I/O port is provided for use as a trigger input and general purpose signaling. An additional two ports are available for use as high-speed interconnect between boards for synchronisation.

Applications

IF/Baseband Signal Sampling

Board Features

Dual 14-bit 500Msps ADCs
External Clock Input

Specification

Board Format

Alpha Data XRM2 I/O Module

Environmental Specifications

Temperature Limits
Operating Temperature RangeStorage Temperature Range
MinMaxMinMax
AC0Air Cooled Commercial0°C+55°C-40°C+85°C

Operating Humidity Range:
Up to 95% (non-condensing)

EMC:
FCC 47CFR Part 2
EN55022:2010 Equipment ClassB


Host I/F

Alpha Data XRM2 Interface

I/O Interfaces

Interface TypeQtyDescription
ANALOG I/O (Front Panel)
ADC2Dual Analog to Digital Converters
Resolution: 14-bit
Max Clock Rate: 500Msps
Bandwidth: 4.5MHz to 700MHz
Impedance: 50Ω
Levels: +10dBm
Connector: SSMC
Note: exceeding the maximum signal limit may result in permanent degradation of converter performance.
DISCRETE I/O (Front Panel)
External clock input1External Clock Input
Max Clock Rate: 80MHz to500Mhz
Impedance: 50Ω
Levels: -6dBm to +12 dBm (nominal 0 dBm)
Connector: SSMC
Note: Exceeding the maximum voltage limit may result in permanent degradation of converter
Auxiliary I/O2Auxiliary I/O
Impedance: 4k7Ω (DC Coupled)
Levels: +3V3 Logic (DC coupled)
Connector: SSMC
User configurable as inputs or outputs, signals direct to FPGA pins.
Note: signals on these connectors must be restricted to 2V5 logic otherwise damage may result.
DISCRETE I/O (PCB Connector)
Synchronisation I/O2Synchronisation I/O
Levels: 1V8 Logic (DC coupled)
Connector: U.FL - Limited Access in assembled system
User configurable as inputs or outputs, signals direct to FPGA pins (Vccfpio).
Note: signals on these connectors must be restricted to 1V8 logic otherwise damage may result.

Ordering Information

Ordering Code
XRM2-ADC-D9/500

Related Products

ADM-XRC-KU1

ADM-XRC-KU1

Embedded Data Processing

The ADM-XRC-KU1 is a high performance reconfigurable XMC (compliant to VITA Standard 42.0 and 42.3) based on the Xilinx Kintex Ultrascale range of Platform FPGAs.

View Product

ADA-VPX3-KU1

ADA-VPX3-KU1

Radar/Sonar Beamforming

The ADA-VPX3-KU1 assembly is based on the Xilinx Kintex UltraScale range of Platform FPGAs, bringing together the power and configurability of the ADM-XRC-KU1 FPGA module in a 3U VPX format.

View Product

ADM-XRC-7Z1

ADM-XRC-7Z1

Radar/Sonar Beamforming

The ADM-XRC-7Z1 is a high performance reconfigurable XMC (compliant to VITA 42.0) based on the Xilinx Zynq range of Programmable System-on-Chips.

View Product

ADM-XRC-7V1

ADM-XRC-7V1

Digital Signal Processing

The ADM-XRC-7V1 is a high performance reconfigurable XMC (compliant to VITA Standard 42.0 and 42.3) based on the Xilinx Virtex-7 range of Platform FPGAs.

View Product

ADM-XRC-7K1

ADM-XRC-7K1

Radar/Sonar Beamforming

The ADM-XRC-7K1 is a high performance reconfigurable XMC (VITA 42.3 Mezzanine Card) based on the Xilinx Kintex-7 range of Platform FPGAs.

View Product

Resources


Deliverables

XRM2-ADC-D9/500 Board
One Year Warranty
One Year Technical Support

Support

Please contact Alpha Data for full details on the available support packages for the XRM2-ADC-D9/500.

Sales Questions

Sales Questions

For any sales questions please e-mail us at sales@alpha-data.com

Sales Questions

Technical Support

For any technical questions please e-mail us at support@alpha-data.com

Get in touch and request a quote


Contact Us