14th December 2010



The ADA-VPX3-6T1 assembly brings together the power and configurability of the ADM-XRC-6T1 FPGA XMC in a VPX 3U module based on the Xilinx™ Virtex-6 range of

Platform FPGAs. Features include PCI Express® Gen2 interface, external memory, high density I/O, temperature monitoring. battery backed encryption and flash boot facilities. A comprehensive cross platform API with support for Microsoft Windows™. Linux and VxWorks provides access to the full functionality of these hardware features

Datasheet Revision: 1.1

Applications:

Radar/Sonar Beamforming

FLINT Image/Video Processing

Data Encryption

Target Devices:

Xilinx Virtex-6: LX240T, LX365T, LX550T, SX315T, SX475T

(FFG1759)

SDRAM - 1GByte in 4 independent banks (2GByte option) of

DDR3 SDRAM @ 800MT/s (32-bit wide so 3.2GB/s) FLASH - Configuration Flash providing an initialisation design for automatic loading into the target FPGA.


Front Connector I/O:

Up to 146 LVCMOS/LVDS I/O

Programmable signaling levels of 1.5V, 1.8V or 2.5V 8 High-Speed Serial Links

Rear Connector I/O:

P1: 1 PCIe data plane. 2 expansion planes, 2 100BASE-BX control planes, 8 GPIO P2: 64 IO compliant with VITA 46.9 X64S





ADA-VPX3-6T1



Specification			
Product Name	ADA-VPX3-6T1		
Target Devices	Xiinx Virtex-6 - LX240T, LX365T, LX550T, SX315T, SX475T (FFG1759)		
Host I/F	PCI Express® Gen2 x4		
Interface	PCI Express® Gen2 x1, x2 or x4 link to separate bridge device with 2GB/s local link to user FPGA 4 DMA Controllers Interrupt Controller		
Memory	SDRAM - 1GByte in 4 independent banks (2GByte option) of DDR3 SDRAM @ 800MT/s (32-bit wide so 3.2GBts) FLASH - Configuration Flash providing an initialisation design for automatic loading into the target FPGA.		
Front I/O	Up to 146 LVCMOS/LVDS I/O Programmable signaling levels of 1.5V, 1.8V or 2.5V 8 High-Speed Serial Links		
XRM2	The ADA-VPX3-6T1 is also available for XRM2 based FPGA products.		
Rear I/O	P1: 1 PCIe data plane. 2 expansion planes, 2 100BASE-BX control planes, 8 GPIO P2: 64 IO compliant with VITA 46.9 X64S		
Clocks	Low-jitter 250MHz reference clock, suitable for SerDes applications Low-jitter 200MHz reference clock for IOB delay circuits Custom clock inputs available through the XRM interface		
Device Configuration	PCI Express® direct to SelectMAP port From Flash direct on power up External JTAG connector		
Software	Drivers for Microsoft Windows™, Linux and VxWorks The ADM-XRC Gen3 SDK provides the example C and HDL source code, giving software engineers and FPGA designers a head start in creating applications.		
Battery	Battery back-up for IP encryption keys		
Environmental	Temperature: Afar coded egiodes (1-2) Afr coded Extended Range (ACE) Afr coded Extended Range (ACE) Afr coded Extended Range (ACE) Coded Extended Range (ACE) Coperating Temperature: 20'10 to 50'C Coperating Temperature: 20'10 to 50'C Coperating Temperature: 40'10 to 71'C EDC ATCR Part 2 EDC ATCR PART		

Ordering Codes			
ADA-VPX3-6T1/z-y(m)(c)/Pn4			
Virtex-6 device	2	LX240T, LX365T, LX550T, SX315T, SX475T	
Virtex-6 speed	У	1, 2, 3	
Memory Size Fitted	m	blank = 256MBytes per bank - 1GBytes for the board, /2 = 512MBytes per bank - 2GBytes for the board, /4 = 1024MBytes per bank - 4GBytes for the board	
Cooling		blank = air cooled commercial, /AC1 = air cooled industrial, CC1 = conduction cooled industrial	
Note	a	not all FPGA speed grades available in all configurations. Contact Alpha Data for full datails.	

Address: 4 West Silvermills Lane, Edinburgh, EH3 SBD, UK Telephone: +44 131 SSB 2800 Fax: +44 131 SSB 2700 email: sales@alpha-data.com website: http://www.alpha-data.com Address: 3507 Ringsby Court Suite 105, Deriver, CO 80216 Telephone: (303) 954 8768 Fax: (868) 820 9956 toll tree email: sales (8 a)ph.-data.com website: http://www.alpha-data.com