

**ADC-EMC
User Manual
AD001174**



Version 1.3



ADC-EMC User Manual

Copyright © 2007 Alpha Data Parallel Systems Ltd. All rights reserved.

This publication is protected by Copyright Law, with all rights reserved. No part of this publication may be reproduced, in any shape or form, without prior written consent from Alpha Data Parallel Systems Limited.

Alpha Data Parallel Systems Ltd.
4 West Silvermills Lane
Edinburgh EH3 5BD
Scotland
UK

Phone: +44 (0) 131 558 2600
Fax: +44 (0) 131 558 2700
Email: support@alpha-data.com

ADC-EMC User Manual

Reserved rights

This manual is designed to provide outline information only. Alpha Data has a continual policy of improving its products; hence it reserves the right to change product specification without prior warning. Alpha Data cannot accept any liability for loss or damages arising from the use of this manual or the use of products detailed within it.

Trademark acknowledgements

PCI™, PCI-X™, PCI EXPRESS® and PCIe® are registered trademarks of PCI-SIG™.

Warranty and Support

All Alpha Data products enjoy parts and labour warranty for 12 months after purchase. The warranty is based on the customer returning the defective goods to Alpha Data for repair or replacement, which will be at the discretion of the company. The warranty does not cover damages caused by negligence, misuse, and normal wear and tear. No liability is accepted by the company for any damage caused by the use of its hardware or software.

All goods from Alpha Data carry a 6 months free support service. This service is available by letter, phone, fax, and email. Technical support contracts for longer periods are available on request. Support contracts for software components also normally cover the cost of upgrades.

Table of Contents

1.	Introduction	1-1
1.1	About the Hardware	1-1
1.2	Board Architecture Description	1-1
1.3	Board Clocking	1-2
1.4	JTAG Debugging	1-3
2.	Installation	2-4
2.1	Into a PC	2-4
2.2	Adding PMC/XMC cards	2-4
2.3	Software Support	2-4
2.4	Power Considerations	2-5
3.	Hardware Information	3-6
3.1	Switches	3-6
3.2	JP1	3-6
3.3	JP4	3-6
3.4	J1 JTAG Connector	3-6
3.5	J2 / J3 Samtec QSE-DP Connector	3-7
3.6	J4 Disk Power Connector	3-7
3.7	J16 / J17 JTAG Headers	3-7
3.8	J18 I2C Header	3-7
3.9	Board LEDs	3-7
3.10	J5 Header Configuration	3-8
3.11	P15 / P25 XMC Primary Connector	3-10
3.12	P11, P21, P12, P22 PMC Connectors	3-10
3.13	P13, P23, P14, P24 PMC Connectors	3-11
	Revision History	3-12

1. Introduction

1.1 About the Hardware

The ADC-EMC is a full length PCI Express card designed to carry two PCI Mezzanine Cards (PMC) or Switched Mezzanine Cards (XMC). It can be used in x1, x2, x4 and x8 PCIe signalling environments installed in x8 or x16 PCIe slots. There are two PMC slots on the card which support 32 or 64-bit operation on independent PCI/PCI-X busses. The secondary bus VIO is configured for 3.3V operation, and a key pin prevents 5V signalling devices from being installed.

The board has many configurations for XMC support. The high speed serial lanes of two XMC cards can be connected for inter-XMC communication, can route to the PCI express bridge for host communication and can route to a Samtec QS-DP connector for intra-carrier card communication.

The ADC-EMC carrier card also supports features of Alpha Data FPGA boards in a PCI environment with the provision of Pn4 routing between the two PMC sites and selectively to a 64-way header.

The secondary bus interfaces are rated at up to 133MHz operation in PCI-X mode. The primary PCIe interfaces are rated for Gen1 at 2.5GHz.

1.2 Board Architecture Description

The ADC-EMC is based on the PEX8525 PCIe switch and PEX8114 PCIe-PCIX bridges. Each PMC site is connected to an independent PCI/PCI-X bus as shown in Figure 1.

Each of the two PMC sites supports Pn4 IO with quick-switch isolation to permit various IO combinations. A set of switches on the board enables each of the quick-switch blocks. The IO-Bus is 64 bits wide and connects to all 64 signals from the Pn4 connector of each PMC site. Further, all of the IO-Bus can be routed to the J5 header through a quick-switch block that provides a level of protection to the IO bus signals by limiting the external signal levels.




Figure 1 ADC-EMC Board Block Diagram




Figure 2 XMC Switching

Figure 2 shows the interface between primary XMC connectors of the two PMC/XMC sites. There are two groups of x4 SERDES signals between the two sites using switched routing. Each SERDES lane (x1) consists of a TX and RX pair.

The first group of x4 connects via a multiplexer to a x4 PCIe port of the 8525 switch to allow host communication to XMC resources. Alternatively, the XMCs may be connected via the multiplexer to each other for sideband communication.

The second group of x4 connects via a multiplexer to a Samtec QSE-DP connector to allow linking of multiple ADC-EMC boards. Alternatively, the XMCs may be connected via the multiplexer to each other for sideband communication. The cable used to connect 2 carrier cards via the QSE-DP connectors is a Samtec EQDP-014-06.00-TTR-TBL-2.

1.3 Board Clocking




Figure 3 Clock Distribution

The clock distribution network on the ADC-EMC uses a 1:6 buffer to replicate the 100MHz reference clock from the edge connector to all PCI Express devices. Each clock driven to an XMC connector is automatically disabled if the plug-in card is not present.

1.4 JTAG Debugging

The ADC-EMC features a versatile JTAG debugging chain that has selectable routing to the carrier card devices, and either of the PMC JTAG headers. The main JTAG connector (J1) connects to a Xilinx Parallel IV or Xilinx Platform Cable USB using the IDC ribbon cable provided with these devices.

There are 2 JTAG headers (J16 and J17) which allow connections to the PMC/XMC cards' JTAG chains by using flying leads which are available from Xilinx. The I/O voltage of the JTAG header signals is controlled by the VCC signal from the PMC, and is supported from 2.5V to 5.0V.

There are 3 switches on the ADC-EMC that control the routing of the JTAG chain. When the corresponding switch is closed, the devices will automatically be inserted into the JTAG chain in the following order: SW2-1 will include the PEX8525, and both PEX8114 devices in the chain, SW2-2 will include the PMC1 header in the chain, and SW2-3 will include the PMC2 header in the chain. When the corresponding switch is open, the JTAG signals will be set in an idle state and the JTAG chain routed around them.

The PMC JTAG headers have an auto-detect feature that will remove them from the JTAG chain if the header is not connected.

Note: Routing is also included for JTAG connections to each PMC via the PMC connectors, and can be enabled with a firmware change from the factory.




Figure 4 JTAG Routing

2. Installation

In order to ensure that the board operates correctly first time, please read these instructions completely before attempting installation. It will also help you to read the whole manual first so that you know how you want the board to be set up. The installation instructions for your PC should be followed at all times.

2.1 Into a PC

The ADC-EMC can be installed in any x8 or x16 PCIe host connector.

2.2 Adding PMC/XMC cards

Fit any PMC modules that are required. If only one PMC module is to be fitted, either site can be used. PMC site #1 is positioned so that an I/O connector on the module aligns with the aperture in the ADC-EMC's edge panel. The PMC modules should be supplied with mounting kits, which normally include spacers, nuts, bolts and washers. Figure 1 shows the typical assembly of a PMC to the ADC-EMC. It is recommended that washers be used on both sides of the ADC-EMC to avoid damage to the PCB.




Figure 5 Assembly of a PMC to the ADC-EMC

2.3 Software Support

The ADC-EMC uses transparent bridge devices that are compatible with most operating systems that adhere to the PCI Bios specification.

No software is required to enable operation of the ADC-EMC.

Configuration of the 8525 switch is by a dedicated pre-programmed SPI EEPROM on the ADC-EMC. Configuration of each of the 8114 bridges is also by individual dedicated pre-programmed SPI EEPROMs. The 8525 switch can also be controlled via a dedicated I2C connection available via a header for debug purposes.

2.4 Power Considerations

The ADC-EMC is designed to support standard PMC or PMC/XMC format boards. These cards are usually specified to consume a maximum of 7.5W each and these, together with the background power consumed by the ADC-EMC amount to around 22W, within the budget of a typical PCI Express slot (x16/x8).

The ADC-EMC can operate using the power provided by the PCI Express edge connector if the PMC/XMC cards will require less than 19W total. Where additional power is required, a disk drive type connector is provided to allow a controlled connection to the system power supply to source and additional 24W (12V at up to 2.0A).

A protection mechanism will prevent the board from exceeding the current limit of the PCIe connector by more than 50%. A red LED will illuminate and the 12V power will be removed automatically if this condition is reached. This indicates the auxiliary disk power connector must also be used. This protection mechanism is set at a higher limit than the recommended maximum, so care should be taken to ensure the board has adequate power supplied. The ADC-EMC seamlessly controls the two sources of 12V power, and will not allow current to flow from one source back to the other (when jumper JP4 is removed).

The PMC/XMC cards are supplied with +12V, -12V, +5V and +3.3V power rails. Figure 6 shows the maximum power limit on each supply rail to the combined load of both PMC/XMC cards. The system must not exceed any of these limits in the given configuration. The total power provided to the PMC/XMC cards must not exceed 19W, or 43W if the disk power connector is supplied.

PMC Power Limits	Using External Power Connector	PCIe Power Only
Total available for both PMC Sites	43W	19W
+12V Rail available power	43W	19W
-12V Rail available power	18W	18W
+5V Rail available power	28W	19W
+3.3V Rail available power	25W	19W

Figure 6 Power Supply Limits




Figure 7 Power Supply Diagram

3. Hardware Information

3.1 Switches

There are 16 switches on the board that are used for configuration settings.

SWITCH	FUNCTION	CLOSED (ON)	OPEN (OFF)
SW1-1	XMC1 NVM WRITE PROHIBIT	ALLOW NON-VOLITILE MEM WRITES	PROHIBIT
SW1-2	XMC2 NVM WRITE PROHIBIT	ALLOW NON-VOLITILE MEM WRITES	PROHIBIT
SW1-3	XMC MUX SELECT LANES 0-1 *	CONNECT LANES TO BRIDGE	CONNECT LANES (J15-J25)
SW1-4	XMC MUX SELECT LANES 2-3 *	CONNECT LANES TO BRIDGE	CONNECT LANES (J15-J25)
SW1-5	XMC MUX SELECT LANES 4-5 *	CONNECT LANES TO HEADER	CONNECT LANES (J15-J25)
SW1-6	XMC MUX SELECT LANES 6-7 *	CONNECT LANES TO HEADER	CONNECT LANES (J15-J25)
SW1-7	XMC1 ROOT COMPLEX **	ENABLE	DISABLE
SW1-8	XMC2 ROOT COMPLEX **	ENABLE	DISABLE
SW2-1	JTAG CARRIER DEBUG	BYPASS CARRIER (8525 & 8114)	INCLUDE IN JTAG CHAIN
SW2-2	JTAG PMC1 DEBUG	BYPASS PMC1 JTAG HEADER	INCLUDE IN JTAG CHAIN
SW2-3	JTAG PMC2 DEBUG	BYPASS PMC2 JTAG HEADER	INCLUDE IN JTAG CHAIN
SW2-4	80 PIN HEADER J5 ENABLE	CONNECT BUSSED Jn4 SIGNALS	HEADER UNCONNECTED
SW2-5	PMC1 J14 BUS CONNECT	CONNECT LOWER 32 BITS	UNCONNECTED
SW2-6	PMC1 J14 BUS CONNECT	CONNECT UPPER 32 BITS	UNCONNECTED
SW2-7	PMC2 J24 BUS CONNECT	CONNECT LOWER 32 BITS	UNCONNECTED
SW2-8	PMC2 J24 BUS CONNECT	CONNECT UPPER 32 BITS	UNCONNECTED

* Note: Switch controls the corresponding lanes of both XMC sites

** Note: Root signal is used in PCI-express mode to enable a processor XMC root features (bus enumeration). It also enables the carrier card to propagate the XMC (Reset) MRSTOn to both XMC sites MRSTIn.


3.2 JP1

JP1 is connected to the PortEN signal of the CPLD. It is used at the factory to configure the device and should and should only be installed in manufacturing as changes to this device could cause system failure.

3.3 JP4

JP4 should be left installed, unless the system uses separate power supplies for the PCIe backplane and J4 Power connector. It is connected to the power controller device and can be removed to enable the OR'ing feature between the disk power connector and PCIe edge connector. This feature will protect the ADC-EMC from feeding power from one power supply back to the other.

3.4 J1 JTAG Connector




For use with Xilinx Parallel IV or Platform Cable USB IDC ribbon cables. For more information see DS300 or DS097 available at www.xilinx.com.

3.5 J2 / J3 Samtec QSE-DP Connector

(Note: J2 Connects to XMC1 J15 signals, J3 connects to XMC2 J25 signals)

LINK	DESCRIPTION	PIN		PIN	DESCRIPTION	LINK
TXA	XMC_DP4 +	1		2	XMC_DP14 +	RXA
	XMC_DP4 -	3		4	XMC_DP14 -	
TXB	XMC_DP5 +	5		6	XMC_DP15 +	RXB
	XMC_DP5 -	7		8	XMC_DP15 -	
TXC	XMC_DP6 +	9		10	XMC_DP16 +	RXC
	XMC_DP6 -	11		12	XMC_DP16 -	
TXD	XMC_DP7 +	13		14	XMC_DP17 +	RXD
	XMC_DP7 -	15		16	XMC_DP17 -	
	Unused	17		18	Unused	
	Unused	19		20	Unused	
	Unused	21		22	Unused	
	Unused	23		24	Unused	
	Unused	25		26	Unused	
	Unused	27		28	Unused	

3.6 J4 Disk Power Connector



3.7 J16 / J17 JTAG Headers

Pin	Function
1	VCC (JTAG I/O Voltage input from PMC)
2	GND
3	Unused
4	TCK
5	NC
6	TDO
7	TDI
8	*KEY* Not Installed
9	TMS

3.8 J18 I2C Header

Pin	Function
1	SDA
2	GND
3	GPO (General Purpose Output of PEX8525)
4	VCC (3.3V Fused)
5	SCL

The 1/10 inch header can be used to access the internal registers of the PEX8525, at I2C bus address 0x58. The I2C bus is also routed to the XMC connectors J15 and J16 with I2C channel select addresses of 0x00 and 0x01 respectively. The ADC-EMC board has the necessary pull-ups for I2C communication.


3.9 Board LEDs

Reference	Color	Function
D1	Green	PCIe-PCI Bridge PMC2 Port Good
D2	Green	PCIe-PCI Bridge PMC1 Port Good
D3	Green	PCIe Host Port Good

D4	Green	3V3 Power OK Indicator
D5	Green	XMC2 PCIe Port Good
D6	Green	XMC1 PCIe Port Good
D7	Green	12V Power OK Indicator
D8	Red	PCIe 12V Supply Limit Exceeded

3.10 J5 Header Configuration

The IO header, J5, is suitable for mating with IDC connectors and is a RN P50E-080-P1-SR1-TG or equivalent. The signaling level is dependant on the PMC drivers and the header inputs, but is limited to 3.3V in either direction by level shifting circuitry on the ADC-EMC carrier card.



The IO header is optimised for LVDS pairing to ADM-XRC-4FX and later mezzanine card connections. All odd number J5 header signals are “P” with even numbers being “N”. For example J5-11 and J5-12 are a P/N pair connected to Pn4-1 and Pn4-3. The pairing on this connector is consistent with the heritage ADC-PMC board, and the routing from Pn4 is updated for the new pairing system on the ADM-XRC-4FX and later PMC boards.

3.11 P15 / P25 XMC Primary Connector

	A	B	C	D	E	F
01	DP00+	DP00-	3.3V	DP01+	DP01-	VPWR
02	GND	GND	NC	GND	GND	MRSTI#
03	DP02+	DP02-	3.3V	DP03+	DP03-	VPWR
04	GND	GND	NC	GND	GND	MRSTO#
05	DP04+	DP04-	3.3V	DP05+	DP05-	VPWR
06	GND	GND	NC	GND	GND	+12V
07	DP06+	DP06-	3.3V	DP07+	DP07-	VPWR
08	GND	GND	NC	GND	GND	-12V
09	NC	NC	NC	NC	NC	VPWR
10	GND	GND	NC	GND	GND	GA0
11	DP10+	DP10-	NC	DP11+	DP11-	VPWR
12	GND	GND	GA1	GND	GND	MPRESENT#
13	DP12+	DP12-	NC	DP13+	DP13-	VPWR
14	GND	GND	GA2	GND	GND	MSDA
15	DP14+	DP14-	NC	DP15+	DP15-	VPWR
16	GND	GND	MVMRO	GND	GND	MSCL
17	DP16+	DP16-	NC	DP17+	DP17-	NC
18	GND	GND	NC	GND	GND	NC
19	REFCLK +	REFCLK-	NC	PCIE_WAKE	PCIE_ROOT	NC

Notes:

VPWR = 5.0V

JTAG Connections pulled high to inactive state and TDI is connected to TDO.

For signal definitions, see VITA42.0, VITA42.2 (Serial Rapid IO) or VITA42.3 (PCI-Express)

3.12 P11, P21, P12, P22 PMC Connectors

Pn1/Jn1 32 Bit PCI				Pn2/Jn2 32 Bit PCI			
Pin	Signal	Signal	Pin	Pin	Signal	Signal	Pin
1	TCK	-12V	2	1	+12V	TRST#	2
3	Ground	INTA#	4	3	TMS	TDO	4
5	INTB#	INTC#	6	5	TDI	Ground	6
7	BUSMODE1#	+5V	8	7	Ground	NC	8
9	INTD#	NC	10	9	NC	NC	10
11	Ground	NC	12	11	BUSMODE2#	+3.3V	12
13	CLK	Ground	14	13	RST#	BUSMODE3#	14
15	Ground	GNT#	16	15	3.3V	BUSMODE4#	16
17	REQ#	+5V	18	17	PME#	Ground	18
19	V(I/O)	AD[31]	20	19	AD[30]	AD[29]	20
21	AD[28]	AD[27]	22	21	Ground	AD[26]	22
23	AD[25]	Ground	24	23	AD[24]	+3.3V	24
25	Ground	C/BE[3]#	26	25	IDSEL	AD[23]	26
27	AD[22]	AD[21]	28	27	+3.3V	AD[20]	28
29	AD[19]	+5V	30	29	AD[18]	Ground	30
31	V(I/O)	AD[17]	32	31	AD[16]	C/BE[2]#	32
33	FRAME#	Ground	34	33	Ground	IDSELB	34
35	Ground	IRDY#	36	35	TRDY#	+3.3V	36
37	DEVSEL#	+5V	38	37	Ground	STOP#	38
39	PCIXCAP	LOCK#	40	39	PERR#	Ground	40
41	NC	NC	42	41	+3.3V	SERR#	42
43	PAR	Ground	44	43	C/BE[1]#	Ground	44
45	V(I/O)	AD[15]	46	45	AD[14]	AD[13]	46
47	AD[12]	AD[11]	48	47	M66EN	AD[10]	48
49	AD[09]	+5V	50	49	AD[08]	+3.3V	50
51	Ground	C/BE[0]#	52	51	AD[07]	REQB#	52
53	AD[06]	AD[05]	54	53	+3.3V	GNTB#	54
55	AD[04]	Ground	56	55	NC	Ground	56
57	(I/O)	AD[03]	58	57	NC	NC	58
59	AD[02]	AD[01]	60	59	Ground	NC	60
61	AD[00]	+5V	62	61	ACK64#	+3.3V	62
63	Ground	REQ64#	64	63	Ground	MONARCH#	64

Notes:

V(I/O) = 3.3V

For signal definitions, see IEEE Std 1386-2001

3.13 P13, P23, P14, P24 PMC Connectors

Pn3/Jn3 64 Bit PCI				Pn4/Jn4 User Defined I/O			
Pin	Signal	Signal	Pin	Pin	Signal	Signal	Pin
1	NC	Ground	2	1	I/O	I/O	2
3	Ground	C/BE[7]#	4	3	I/O	I/O	4
5	C/BE[6]#	C/BE[5]#	6	5	I/O	I/O	6
7	C/BE[4]#	Ground	8	7	I/O	I/O	8
9	V(I/O)	PAR64	10	9	I/O	I/O	10
11	AD[63]	AD[62]	12	11	I/O	I/O	12
13	AD[61]	Ground	14	13	I/O	I/O	14
15	Ground	AD[60]	16	15	I/O	I/O	16
17	AD[59]	AD[58]	18	17	I/O	I/O	18
19	AD[57]	Ground	20	19	I/O	I/O	20
21	V(I/O)	AD[56]	22	21	I/O	I/O	22
23	AD[55]	AD[54]	24	23	I/O	I/O	24
25	AD[53]	Ground	26	25	I/O	I/O	26
27	Ground	AD[52]	28	27	I/O	I/O	28
29	AD[51]	AD[50]	30	29	I/O	I/O	30
31	AD[49]	Ground	32	31	I/O	I/O	32
33	Ground	AD[48]	34	33	I/O	I/O	34
35	AD[47]	AD[46]	36	35	I/O	I/O	36
37	AD[45]	Ground	38	37	I/O	I/O	38
39	V(I/O)	AD[44]	40	39	I/O	I/O	40
41	AD[43]	AD[42]	42	41	I/O	I/O	42
43	AD[41]	Ground	44	43	I/O	I/O	44
45	Ground	AD[40]	46	45	I/O	I/O	46
47	AD[39]	AD[38]	48	47	I/O	I/O	48
49	AD[37]	Ground	50	49	I/O	I/O	50
51	Ground	AD[36]	52	51	I/O	I/O	52
53	AD[35]	AD[34]	54	53	I/O	I/O	54
55	AD[33]	Ground	56	55	I/O	I/O	56
57	V(I/O)	AD[32]	58	58	I/O	I/O	58
59	NC	NC	60	59	I/O	I/O	60
61	NC	Ground	62	61	I/O	I/O	62
63	Ground	NC	64	63	I/O	I/O	64

Notes:

V(I/O) = 3.3V

For signal definitions, see IEEE Std 1386-2001

Revision History

Date	Rev	Comment
Nov-2007	1.0	Initial release
Jun – 2008	1.1	Added JP4 Information
Aug – 2008	1.2	Section 3.3 Recommendation to install JP4 unless different power supplies are used in the system. Section 3.10 Updated J5 Header table to clarify connections to Pn4 and pairing of differential signals.
Jun – 2009	1.3	Fixed LED Definitions