









The ADM-XRC-6T-ADV8 is a high performance reconfigurable XMC (VITA 42.3 Mezzanine Card) based on the Xilinx™ Virtex-6 LXT and SXT ranges of Platform FPGAs. Features include PCI Express® Gen2 interface, external memory, eight JPEG2000 compression devices, High Speed Optical Interface, temperature monitoring and flash boot facilities.

A comprehensive cross platform API with support for Microsoft Windows™, Linux and VxWorks provides access to the full functionality of these hardware features

8 JPEG2000 compression devices High Speed Optical Interfaces

Image/Video Processing

Target Devices:

Xilinx Virtex-6 - LX550T, SX475T (FFG1759) Memory:


SDRAM - 1GByte in 4 independent banks (2GByte option) of DDR3 SDRAM @ 800MT/s (32-bit wide so 3.2GB/s) FLASH - Configuration Flash providing an initialisation

design for automatic loading into the target FPGA. Front Connector I/O:

20 High-Speed Optical Receiver Links

8 High-Speed Serial Links via P15 connector (allowing second x4 PCI Express® Gen 2 channel from FPGA) 8 High-Speed Serial Receive links via P16 Connector 12 High-Speed Serial Transmit links via P16 Connector

8 LVTTL GPIO connections via P16 connector





ADM-XRC-6T-ADV8



Specification		
Product Name	ADM-XRC-6T-ADV8	
Target Devices	Xiinx Virtex-6 - LX550T, SX475T (FFG1759)	
Host I/F	PCI Express® Gen2 x4	
Interface	PCI Express® Gen2 x1, x2, x4 or x8 link direct to FPGA 4 DMA Controllers Interrupt Controller	
Memory	SDRAM - 1GByte in 4 independent banks (2GByte option) of DDR3 SDRAM @ 800MT/s (32-bit wide so 3.2GB/s) FLASH - Configuration Flash providing an initialisation design for automatic loading into the target FPGA.	
Front I/O	20 High-Speed Optical Receiver Links	
Rear I/O	B High-Speed Serial Links via P15 connector (allowing second x4 PCI Express® Gen 2 channel from FPGA) B High-Speed Serial Receive links via P16 Connector 12 High-Speed Serial Transmit firks via P16 Connector 8 LVTTL GPIO connections via P16 connector	
Clocks	Low-jitter 156.25MHz reference clock, suitable for GTX links Low-jitter 200MHz reference clock for GCLK, IOBs etc.	
Device Configuration	From Flash direct on power up External JTAG connector	
Software	Drivers for Microsoft Windows™. Linux and VxWorks The ADM-XRC Gen's SDK provides the example C and HDL source code, giving software engineers and FPGA designers a head start in creating applications.	
Temperature: All cooled applien (ACI) All cooled applien (ACI) All cooled applien (ACI) Control (ACI) All cooled Extended Range (ACE) Controlling Imperature (ACI) Controlling Imperature (ACI) Controlling Temperature (ACI) EXCLUSION (ACI) EXCLUSIO		

Ordering Codes			
ADM-XRC-8T-ADV8/z-y(m)(c)			
Virtex-6 device	z	LX550T, SX475T	
Virtex-6 speed	у	1, 2, 3	
Memory Size Fitted	m	blank = 256MBytes per bank - 1GBytes for the board, /2 =s512MBytes per bank - 2GBytes for the board	
Cooling	с	blank = air cooled commercial, /AC1 = air cooled industrial, /CC1 = conduction cooled industrial	
Note	#	not all FPGA speed grades available in all configurations. Contact Alpha Data for full details.	

Address: 4 West Silvermills Lane, Edinburgh, EH3 SBD, UK Telephone: +44 131 SS8 2600 Fax: +44 131 SS8 2700 email: sales@alpha-data.com website: http://www.alpha-data.com Address: 3507 Ringsby Court Suite 105, Deriver, CO 80216 Telephone: (303) 954 8768 Fax: (303) 954 8768 Fax: (366) 820 9956 toll tree email: sales 6 alpha-data.com website: http://www.alpha-data.com