4th February 2014



The ADM-XRC-6TGE is a high performance reconfigurable XMC (VITA 42.3 Mezzanine Card) based on the Xilinx™ Virtex-6 LXT and SXT ranges of Platform FPGAs. Features include PCI Express® Gen2 interface, external memory, high density I/O, temperature

monitoring, battery backed encryption and flash boot facilities

A 10/100/1000Base-T Ethernet interface to the target FPGA is provided through the rear Pn6 connector. A comprehensive cross platform API with support for Microsoft Windows™, Linux and VxWorks provides access to the full functionality of these hardware

The optional fitting of the Pn4 connector provides an additional 64 General Purpose IO (GPIO) links to the carrier card

Applications:

Radar/Sonar Beamforming FLINT

Image/Video Processing

Data Encryption

Target Devices:

Xilinx Virtex-6 - LX240T, LX365T, LX550T, SX315T, SX475T

(FFG1759)

SDRAM - 1GByte in 4 independent banks (2GByte/4GByte options) of DDR3 SDRAM @ 800MT/s (32-bit wide so

3.2GB(s) FLASH - Configuration Flash providing an initialisation design for automatic loading into the target FPGA.

Front Connector I/O:

Up to 146 LVCMOS/LVDS I/O

Programmable signaling levels of 1.5V, 1.8V or 2.5V 8 High-Speed Serial Links

Rear Connector I/O:

x4 PCIe to Bridge FPGA or Target FPGA, x4 PCIe to Target FPGA, JTAG, I2C Pn6

x4 MGT to Target FPGA, x4 MGT to Target FPGA or 10/100/1000Base-T to magnetics and Gigabit Ethernet PHY. (MAC to PHY Interface is SGMII). External MGT reference clock or 2 GPIO (Can be used single-ended or as 1 differential pair), 44 GPIO (Can be used single-ended or as 22 differential pairs)

64 GPIO (Can be used single-ended or as 32 differential pairs)





ADM-XRC-6TGE



Specification			
Product Name	ADM-XRC-6TGE		
Target Devices	Xiinx Virtex-6 - LX240T, LX365T, LX550T, SX315T, SX475T (FFG1759)		
Host I/F	PCI Express® Gen2 x4		
Interface	PCI Express® Gen2 x1, x2 or x4 link to separate bridge device with 2GB/s local link to user FPGA 4 DMA Controllers Interrupt Controller		
Memory	SDRAM - 1GByte in 4 independent banks (2GByte/4GByte options) of DDR3 SDRAM @ 800MT/s (32-bit widd so 3.2GB/s) FLASH - Configuration Flash providing an initialisation design for automatic loading into the target FPGA.		
Front I/O	Up to 146 LVCMOS/LVDS I/O Programmable signaling levels of 1.5V, 1.8V or 2.5V 8 High-Speed Serial Links		
XRM2	The ADM-XRC-6TGE is also available for XRM2 based FPGA products.		
Rear I/O	PMS AF DE to Bridge FPGA or Target FPGA, x4 PCIe to Target FPGA, x1AC, IZC AF DE to Bridge FPGA or Target FPGA, x4 MCT to Target FPGA or 10/10/10/00/88ae-T to magnetics and Gigabit Ethernet AF MCT to Target FPGA, x4 MCT to Target FPGA or 10/10/10/00/88ae-T to magnetics and Gigabit Ethernet AF MCT to Target FPGA, x4 MCT to Target FPGA or 10/10/10/10/00/88ae-T to magnetics and Gigabit Ethernet as 1 differential pairs, 44 GPPO (Can be used single-ended or as 22 differential pairs) AF GPP (Can be used single-ended or as 22 differential pairs) AF GPP (Can be used single-ended or as 22 differential pairs)		
Clocks	Low-jitter 250Mbts reference clock, suitable for SerDes applications Low-jitter 250Mbts reference octor for 150 date; cytocate Custom clock inputs available through the XRM interface 3 Further User-Programmable Clocks for custom applications		
Device Configuration	PCI Express® direct to SelectMAP port From Flash direct on power up External JTAG connector		
Software	Drivers for Microsoft Windows ^{1%} , Linux and VxWorks The ADM-XRC Gen3 SDK provides the example C and HDL source code, giving software engineers and FPC designers a head start in creating applications.		
Battery	Battery back-up for IP encryption keys		
Environmental	Pemperature: Alt cooled popular (ACB) Alt cooled Extended Pany (ACB) Coperanty Temperature (Pany ACB) Conduction Cooled regions (CCI) Conduction Cooled regions (CCI) Conduction Cooled regions (CCI) Conduction Cooled regions (CCI) Col. Col. Col. Col. Col. Col. Col. Col.		

ADM-XRC-6TGE(z-y(m)(c)(a)(p)(a)(g)(t)			
Virtex-6 device		LX240T, LX365T, LX550T, SX315T, SX475T	
Virtex-6 speed		1, 2, 3	
Memory Size Fitted		blank = 256MBytes per bank - 1GBytes for the board, /2 = 512MBytes per bank - 2GBytes for the board, /4 = 1024MBytes per bank - 4GBytes for the board	
Cooling		blank = air cooled commercial, /ACE = air cooled Estended, /ACI = air cooled industrial, /CCD = conduction cooled Commercial, /CCE = conduction cooled Estended, /CCT = conduction cooled industrial	
Conformal Coating		blank = No coating, A = Acrylic (Humiseal 1831), P = Polyurethane (Arathane 5750)	
Pn4 Fitted		blank = not fitted, /P = Pn4 Connector fitted	
Replace Ethernet link on Pn6 with x4 MGT link		blank = 10/100/1000Base-T Ethernet link - x4 MGT on Pn6, /M = No Ethernet Link - x8 MGT link on Pn6	
Replace Ref Clk 1 on Pn6 with 2 GPIO		blank = MGT clock input on Pn6 - 44 GPIO on Pn6, /G = no MGT clock input on Pn6 - 46 GPIO on Pn6	
XMC Connector Type		blank = XMC (VITA 42) Connectors , /X2 = XMC2 (VITA 61) Connectors	
Note		not all FPGA speed grades available in all configurations. Contact Alpha Data for full details.	

Address: 4 West Silvermills Lane, Edinburgh, EH3 SBD, UK Telaphone: 44 131 558 2500 Fax: 44 131 558 2700 email: sales@alpha-data.com website: http://www.alpha-data.com

Address: 3507 Ringsby Court Suite 105, Deriver, CO 80216 Telephone: (303) 954 8768 Fax: (303) 954 8768 Fax: (366) 820 9956 toll tree email: sales 6 alpha-data.com website: http://www.alpha-data.com