

ADPe-XRC-5T

Datasheet Revision: 1.0

2nd April 2009



Summany

The ADPa-XRC-5T is a high performance reconfigurable PCI Express® Card based on the Xilinx™ Virtex-5 range of distorm FPGAs. Features include high speed PCI interface, QDR-II SSRAM, DDR-II SDRAM, VITA57 FMC high density I/O, programmable clocks, temperature monitoring, battery backed encryption and flash boot

racinities.

A comprehensive cross platform API with support for Microsoft Windows™, Linux and VxWorks provides access to the full functionality of these hardware features.

Features

Applications:

Military, Aerospace, High Performance Computing, Scientific/ Instrumentation, Broadcast, Medical/Bioinformatics, Telecoms, Security

Target Devices:

Xiinx Virtex-5 - LX110T, LX155T, LX220T, LX330T, SX240T, FX100T, FX130T, FX200T (FFG1738)

emory:

SDRAM - 1GByte in 4 independent banks of DDR-II SDRAM 64M x 32-bits @ 333MHz

64M x 32-bits @ 333MHz SSRAM - 4MByte QDR-II SSRAM in 2 independent banks

1M x 18-bits (compatible with Xilinx™ MIG controllers) Only fitted on boards fitted with LX330T, SX3240T or

Only fitted on boards fitted with LX3301, SX32401 FX200T. No SSRAM fitted otherwise

FLASH - 4MByte serial Flash

FLASH - Configuration Flash providing an initialisation design for automatic loading into the target FPGA.

Front Connector I/O:

Up to 160 LVTTL/LVDS I/O - Programmable signaling levels of 2.5V or 3.3V

8 (or 10 - depends on Target FPGA being LX330T or FX200T) High-Speed Serial Links via a range of FMC (VITA57) front panel adapters





ADPe-XRC-5T



Specification			
Product Name	ADPe-XRC-ST		
Target Devices	Xilinx Virtex-5 - LX110T, LX155T, LX220T, LX330T, SX240T, FX100T, FX130T, FX200T (FFG1738)		
Host I/F	PCI Express® x8		
Interface	x8 PCI Express®		
Memory	SDRAM - 1GByte in 4 independent banks of DDRII SDRAM 64M x 32-bits (9) 333MHz SSRAM - 4MByte DDRII SSRAM in 2 subgendent banks in 1M x 16-bits (compatible with XIIIx** MIG controllers) (compatible with XIIIx** MIG with XIIIX** MI		
Front I/O	Up to 160 LVTTL/LVDS I/O - Programmable signaling levels of 2.5V or 3.3V8 (or 10 - depends on Target FPGA being LX330T or FX200T) High-Speed Serial Links via a range of FMC (VITA57) front panel adapters		
Clocks	Low-jitter user clock, programmable up to 637.5MHz Additional 200MHz reference clock for IOB delay circuits.		
Device Configuration	PCI Express® Bus direct to SelectMAP port From Flash direct on power up External JTAG connector		
Software	Drivers for Microsoft Windows™, Linux and VxWorks API with template designs in VHDL and Verilog		
Battery	Onboard dual battery back-up for IP encryption keys.		
Environmental	Temperature: Air conded option (AC0) Air conded option (AC0) Air conded industrial option (AC1) Coperating Temperature 2017 Coperating Temperature 2017 EMC: CHISTORY DATA 2 CHISTORY CANA 2 CHISTORY CANA 2 CHISTORY CANA 3		

Ordering Codes			
ADPe-XRC-5T/z-y(m)(c)			
Virtex-5 device	z	LX110T, LX155T, LX220T, LX330T, SX240T, FX100T, FX130T, FX200T	
Virtex-5 Speed	у	1, 2, 3	
Memory Upgrade	m	blank=1GBit devices - 256MBytes per bank - 1GBytes for the board, /2=2GBit devices - 512MBytes per bank - 2GBytes for the board	
Air cooled	с	blank = air cooled commercial, /AC1 = air cooled industrial	

Address: 4 West Silvennills Lane, Edinburgh, EH3 5BD, UK Telephone: +44 131 558 2600 Fax: +44 131 558 2700 email: sales @alpha-data.com http://www.alpha-data.com Address: 3507 Ringsby Court Suite 105, Deriver, CO 80216 Telephone: (303) 954 8768 Fax: (868) 820 9956 toll tree email: sales (8 a)ph.-data.com website: http://www.alpha-data.com