Click image for larger view
Support and Development Kit
The contents of the SDK can be viewed in
Purchase of RD-9V5 shown here is required to download the SDK and drivers.
The ADM-PCIE-9V5 SDK can be downloaded from here:
The ADM-PCIE-9V5 Driver
The ADM-PCIE-9V5 uses the ADXDMA Driver which can be downloaded from here:
Declaration of Conformity
FPGA Features (Hard IP)
The ADM-PCIE-9V5 is a Single-slot half-length, full height, PCI Express Add-In Card featuring the powerful and efficient Xilinx Virtex UltraScale Plus VU9P-3 FPGA.
8 lane PCIe Gen3 capable Interface.
Front IO with 4x QSFP-DD sockets, each supporting two 100GbE or eight 10/25GbE interfaces. Onboard Ultraport SlimSAS Connector for OpenCAPI Connectivity.
System monitoring of temperature, voltage, and current gives developers accurate feedback of power utilization for their designs.
Single Slot 1/2 Length, Full Height, x8 PCIe form Factor
Width: TBCmm Height: TBCmm Depth: TBCmm Weight: TBCg
Operating Temperature range: 0°C to +55°C
Storage Temperature range: -40°C to +85°C
Operating Humidity range: Up to 95% (non-condensing)
PCI Express® Gen3 x8 or OpenCAPI
Xilinx Virtex® UltraScale Plus™
XCVU9P-3 or XCVU5P-3 - FLGA2104/FLVA2104
FPGA Hard IP Cores
Note: for the FPGA packages used for this product, certain GTY tiles are unavailable because they are not bonded to physical pins. This means that, in order to make use of certain hard CMAC, PCIe and Interlaken cores, the 'Pipe' scheme must be used, in which the core in question is routed to bonded GTY tile(s) using pipelining registers.
For diagrams showing bonded and unbonded GTY tiles, please refer to Figures 1-90 (VU5P in FLV2104 package) and 1-99 (VU9P in FLGA2104 package) in UG575-ultrascale-pkg-pinout.pdf (v1.13)
The ADM-PCIE-9V5 houses a system monitoring chip which is able to provide real-time temperature, voltage and current readings of the system, as well as reconfigure programmable clocks and much more. The system monitor can be accessed directly through the USB interface via the front panel (or rear of board), the UART connection to the target FPGA or through the SMBus interface on the card's PCI Express edge connector. When enabled**, IPMI can also be used to communicate with the system monitor, allowing for remote communication and management with the ADM-PCIE-9V5.
** IPMI is disabled by default and should only be enabled when the board is installed in an IPMI compliant system. Please contact the factory for details on enabling IPMI on the ADM-PCIE-9V5.
The USB/JTAG Interface is compatible with all of the Xilinx Vivado® Tools.
FPGA Configuration Flash
|Flash Type||Flash Size||No. config regions|
High-Speed Network Interfaces
|Interface Type||Qty||Lanes per Interface||Data Rate per Lane||Protocol Capability|
|QSFP-DD||4||8||28Gbps||User Configurable, includes 10/25/40/100G Ethernet|
Other I/O Interfaces
USB (front and rear sockets) board management (built-in JTAG)
Isolated PPS Timing Input
blank=Standard COTS product with XCVU9P-3,
Other options are available, please contact sales for details.
For any sales questions regarding the ADM-PCIE-9V5, please e-mail us at:
For any technical questions regarding Alpha-Data products please e-mail us at:
Click to close